

# ABSTRACT

A packet switch which can cyclically use  $\alpha$  scheduling process results to determine one of M output lines as a destination of a packet stored in each of N input buffer sections by  $\alpha$  scheduler sections independently performing scheduling processes is disclosed.